

FIGURE la






FIGURE 16




FIGURE 2




FIGURE 2






FIGURE 3




FIGURE 4




FIGURE 5a




Figure 5 b Typical Driver Connected to PWM Output




Figure 5c Pulse-Width Modulation Timing

Notes: 1 cycle = 125ns 1 cycle \leq T1 \leq 253 cycles T3 = T4 = 1 cycle (Non-Overlap Delay Time) T2 = (256 - 2 - T1) cycles




FIGURE 6